Analysis and Design of Networks-on-Chip Under High Process Variation

English | ISBN: 3319257641 | 2015 | 141 Pages | EPUB, PDF | 3 MB

This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.

Download:

http://longfiles.com/7767vjne5h33/Analysis_and_Design_of_Networks-on-Chip_Under_High_Process_Variation.pdf.html

[Fast Download] Analysis and Design of Networks-on-Chip Under High Process Variation

Copyright Disclaimer:
This site does not store any files on its server. We only index and link to content provided by other sites. Please contact the content providers to delete copyright contents if any and email us, we'll remove relevant links or contents immediately.